index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Simulation Internet of Things Electromagnetic Formal methods Side-channel attacks Magnetic tunnel junction Elliptic curve cryptography Asynchronous FDSOI Fault injection TRNG Countermeasures Image processing Dual-rail with Precharge Logic DPL Side-channel attacks SCA Spin transfer torque Defect modeling RSA Coq Differential power analysis DPA Differential Power Analysis DPA EMFI Side-channel analysis Resistance Energy consumption Side-Channel Attacks Linearity STT-MRAM SoC Security Reverse engineering Training Temperature sensors Hardware security Mutual Information Analysis MIA Field programmable gate arrays Logic gates Masking countermeasure Security and privacy Reliability Machine learning Sensors MRAM Side-Channel Analysis SCA GSM Robustness Switches DRAM OCaml Process variation Randomness Authentication PUF Lightweight cryptography Signal processing algorithms AES Estimation Random access memory Neural networks Computational modeling 3G mobile communication Hardware Dynamic range Side-channel attack FPGA CPA Masking Application-specific VLSI designs Intrusion detection Side-Channel Analysis Magnetic tunneling Power demand Circuit faults Costs Cryptography Writing Fault attacks SCA Loop PUF Reverse-engineering Receivers Formal proof Confusion coefficient Protocols Fault injection attack Field Programmable Gates Array FPGA ASIC Countermeasure Transistors Voltage Information leakage Power-constant logic Convolution Security services CRT Routing Aging Filtering Gem5 Memory Controller

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

42 %

Collaborations